This unit starts with the examination of simple logic gates and applications including the description of circuit operation in truth table form, the derivation and manipulation of Boolean equations along with the Karnaugh Map reduction technique. Circuit implementation techniques using simple logic gates and universal gate sets are examined along with simple asynchronous (ripple) counting circuits. Other digital circuits such as memory, ADC/DAC and arithmetic operation circuits will be covered at an introductory level.  Student designs are tested in logic simulation software and implemented on Field Programmable Logic Arrays (FPGA).

Unit details

Location:
Study level:
Undergraduate
Credit points:
12
Unit code:
NEE3104

Prerequisites

NEF1205 - Engineering Fundamentals

Learning Outcomes

On successful completion of this unit, students will be able to:
  1. Apply boolean algebra to implement logic circuits using basic logic gates;  
  2. Use reduction techniques e.g. K-maps to design simple logic circuits;  
  3. Apply flip-flops and analyze their use in counters;  
  4. Discuss the operation of digital systems such as arithmetic units, memory and ADCs.  

Assessment

Assessment type Description Grade
Laboratory Work Three Lab Reports (1500 words each) 30%
Test Mid-Semester Test (1 hour) 20%
Examination End-of-Semester Examination (3 hours) 50%

Required reading

Digital Design. 5th ed.,
M. M. Mano and Michael D. Ciletti (2013).
Pearson.

Where to next?

As part of a course

This unit is studied as part of the following courses. Refer to the course page for information on how to apply for the course.

Study a single unit

This unit may be available as a single unit of study.

Find out more about how to apply for single units of study at VU.

VU takes care to ensure the accuracy of this unit information, but reserves the right to change or withdraw courses offered at any time. Please check that unit information is current with the Student Contact Centre.